
CompuLab Ltd. IPC2 – Hardware Specification Page 67 of 83
6.5.2 Connectors Pinout
The tables below provide complete pinout of extension connector EXT1 and signals mapping.
Table 39 – EXT1 connector HOST side pinout
EXT-1 connector HOST side
SATA2.0 differential transmit pair 2; Host
signal shared with mini PCIe (MUX channel
B)
Host PCIe CLK output differential pair
- 100MHz
SATA activity LED indicator
SATA2.0 differential receive pair 2; Host
signal shared with mini PCIe (MUX channel
B)
Host PCIe CLK output differential pair
- 100MHz
SATA3.0 differential receive pair 1
SMBus Alert used to wake the system
SLP_S4# - S4 state flag active low
output
SATA3.0 differential transmit pair 1
SMBus host clock output. Connect to
SMBus slave
SMBus bidirectional data. Connect to
SMBus slave
High Definition Audio host reset
High Definition Audio host sync
High Definition Audio host bit clock out
24MHz
High Definition Audio serial host data out
High Definition Audio serial host data in0
Single Ended 33MHz CLK host out to
PCI devices
LPC interface frame signal
USB Overcurrent Indicator for SerDes 0/1
LPC bus multiplexed command, address
and data. Internal PU provided on LPC[3:0]
Active Low Platform Reset driven by
the Host
Host PCIe CLK output differential pair
- 100MHz
Comentarios a estos manuales